Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
Covers layout optimization techniques for CMOS circuit design, including common-centroid layout, MOSFET sizing, gain simulation, and performance analysis.
Provides an overview of the technology behind logic gates, covering TTL and CMOS families and addressing static and dynamic hazards, gated clocks, and switch debouncing.
Explores the optical properties of TMDCs, band gap tuning, and emerging photoluminescence in Monolayer MoS₂, as well as the integration of photodetectors in IT systems.
