Concept

Multi-chip module

Related publications (480)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Multi-chip module

Graph Chatbot

Chat with Graph Search

Manycore Network Interfaces for In-Memory Rack-Scale Computing

Design of an integrated thermoelectric generator power converter for ultra-low power and low voltage body energy harvesters aimed at ExG active electrodes

Design of an integrated thermoelectric generator power converter for ultra-low power and low voltage body energy harvesters aimed at ExG active electrodes

An efficient initialization mechanism of neurons for Winner Takes All Neural Network implemented in the CMOS technology

Methods and systems for chip-to-chip communication with reduced simultaneous switching noise

Scalable parallelization of skyline computation for multi-core processors

Enhanced Compressed Look-up-Table Based Real-Time Rectification Hardware

Multi-Gigabyte On-Chip DRAM Caches for Servers

Cost-Effective Design of Mesh-of-Tree Interconnect for Multi-Core Clusters with 3-D Stacked L2 Scratchpad Memory

A Low Power On-Chip Class-E Power Amplifier For Remotely Powered Implantable Sensor Systems

Design of an integrated thermoelectric generator power converter for ultra-low power and low voltage body energy harvesters aimed at ExG active electrodes

Manycore Network Interfaces for In-Memory Rack-Scale Computing

Design of an integrated thermoelectric generator power converter for ultra-low power and low voltage body energy harvesters aimed at ExG active electrodes

Cost-Effective Design of Mesh-of-Tree Interconnect for Multi-Core Clusters with 3-D Stacked L2 Scratchpad Memory

Methods and systems for chip-to-chip communication with reduced simultaneous switching noise

Multi-Gigabyte On-Chip DRAM Caches for Servers

A Low Power On-Chip Class-E Power Amplifier For Remotely Powered Implantable Sensor Systems

An efficient initialization mechanism of neurons for Winner Takes All Neural Network implemented in the CMOS technology

Enhanced Compressed Look-up-Table Based Real-Time Rectification Hardware

Scalable parallelization of skyline computation for multi-core processors