EPFL Logo
fr|en
Login
Concept

Chip carrier

Chip carrier - Wikipedia
Chip carrier - Wikipedia

In electronics, a chip carrier is one of several kinds of surface-mount technology packages for integrated circuits (commonly called "chips"). Connections are made on all four edges of a square package; compared to the internal cavity for mounting the integrated circuit, the package overall size is large. Chip carriers may have either J-shaped metal leads for connections by solder or by a socket, or may be lead-less with metal pads for connections. If the leads extend beyond the package, the preferred description is "flat pack". Chip carriers can be smaller than dual in-line packages and since they use all four edges of the package they can have a larger pin count. Chip carriers may be made of ceramic or plastic. Some forms of chip carrier package are standardized in dimensions and registered with trade industry associations such as JEDEC. Other forms are proprietary to one or two manufacturers. Sometimes the term "chip carrier" is used to refer generically to any package for an integrated circuit. Types of chip-carrier package are usually referred to by initialisms and include: BCC: Bump chip carrier CLCC: Ceramic leadless chip carrier Leadless chip carrier (LLCC): Leadless chip carrier, contacts are recessed vertically. LCC: Leaded chip carrier LCCC: Leaded ceramic chip carrier DLCC: Dual lead-less chip carrier (ceramic) PLCC: Plastic leaded chip carrier PoP: Package on package A plastic-leaded chip carrier (PLCC) has a rectangular plastic housing. It is a reduced cost evolution of the ceramic leadless chip carrier (CLCC). A premolded PLCC was originally released in 1976, but did not see much market adoption. Texas Instruments later released a postmolded variant that was soon adopted by most major semiconductor companies. The JEDEC trade group started a task force in 1981 to categorize PLCCs, with the MO-047 standard released in 1984 for square packages and the MO-052 standard released in 1985 for rectangular packages. The PLCC uses a "J"-lead with pin spacings of 0.05" (1.27 mm).

Official source
About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.
Related courses (13)
EE-517: Bio-nano-chip design
Introduction to heterogeneous integration for Nano-Bio-CMOS sensors on Chip. Understanding and designing of active Bio/CMOS interfaces powered by nanostructures.
BIOENG-444: Advanced bioengineering methods laboratory
Advanced Bioengineering Methods Laboratories (ABML) offers laboratory practice and data analysis. These active sessions present a variety of techniques employed in the bioengineering field and matchin
MICRO-431: Materials and technology of microfabrication
The student will learn procedures and applications of modern microfabrication technologies, as practiced in a clean room environment, in particular modern techniques that go beyond the classical steps
Show more
Related concepts (7)
Pin grid array
A pin grid array (PGA) is a type of integrated circuit packaging. In a PGA, the package is square or rectangular, and the pins are arranged in a regular array on the underside of the package. The pins are commonly spaced 2.54 mm (0.1") apart, and may or may not cover the entire underside of the package. PGAs are often mounted on printed circuit boards using the through hole method or inserted into a socket. PGAs allow for more pins per integrated circuit than older packages, such as dual in-line package (DIP).
Ball grid array
A ball grid array (BGA) is a type of surface-mount packaging (a chip carrier) used for integrated circuits. BGA packages are used to permanently mount devices such as microprocessors. A BGA can provide more interconnection pins than can be put on a dual in-line or flat package. The whole bottom surface of the device can be used, instead of just the perimeter. The traces connecting the package's leads to the wires or balls which connect the die to package are also on average shorter than with a perimeter-only type, leading to better performance at high speeds.
Integrated circuit packaging
In electronics manufacturing, integrated circuit packaging is the final stage of semiconductor device fabrication, in which the block of semiconductor material is encapsulated in a supporting case that prevents physical damage and corrosion. The case, known as a "package", supports the electrical contacts which connect the device to a circuit board. In the integrated circuit industry, the process is often referred to as packaging. Other names include semiconductor device assembly, assembly, encapsulation or sealing.
Show more

Copyright © 2025 EPFL, all rights reserved

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.