Semicustom RTL Design: Backend

About
Privacy
Disclaimer

Graph Chatbot

Related lectures (30)

Page 1 of 3

Semicustom RTL Design: Design Flow and Standard Cells

Explores the RTL design flow, chip-level integration, standard cells, and static timing analysis in VLSI design.

Semicustom RTL Design: Frontend with Synthesis

Covers the fundamentals of VLSI design, focusing on the semi-custom design flow.

How we design chips: The Digital VLSI Design Flow

Explores the principles and methodologies for designing integrated circuits, covering design flows, VLSI styles, abstraction levels, and the semiconductor ecosystem.

Hardware Description Languages

Explores the history and significance of Hardware Description Languages in automating design processes and describing parallel hardware.

Fundamentals of VLSI Design

Covers the fundamentals of VLSI design, focusing on circuit optimization and complex system composition.

Synchronous Digital Circuits: Principles and Design

Covers principles of synchronous RTL design, custom digital circuits, Y-Diagram visualization, signal classes, and hierarchy management.

Basic Synchronous Digital Circuits and RTL Design

Covers pulse generation, edge detection, common design mistakes, and clock/reset signals in logic circuits.

Field Programmable Gate Arrays (FPGAs)

Covers the basic principles and architecture of Field Programmable Gate Arrays (FPGAs) and their implementation options for digital circuits.

Physical Design Basics

Introduces the basics of physical design in VLSI chip design, emphasizing layout features, power supply wiring, and gate layout optimization.

Logical Effort: Fundamentals of VLSI Design

Covers the Logical Effort method for optimizing logic delay and gate sizing impact.