Lecture

Semicustom RTL Design: Frontend with Synthesis

Description

This lecture covers the fundamentals of VLSI design, focusing on the semi-custom design flow from RTL description to gate level, synthesis, and physical design. Topics include RTL design, timing constraints, synthesis scripts, clock tree constraints, power planning, and technology files.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.