Are you an EPFL student looking for a semester project?
Work with us on data science and visualisation projects, and deploy your project as an app on top of Graph Search.
Lecture
Semicustom RTL Design: Frontend with Synthesis
Description
This lecture covers the fundamentals of VLSI design, focusing on the semi-custom design flow from RTL description to gate level, synthesis, and physical design. Topics include RTL design, timing constraints, synthesis scripts, clock tree constraints, power planning, and technology files.
Official source
About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.