Digital Systems Design: Course Overview

About
Privacy
Disclaimer

Graph Chatbot

Related lectures (31)

Page 2 of 4

Arbiter FSM & FPGA Implementation

Covers the design of an Arbiter FSM in VHDL for digital system design, emphasizing access timing management.

Digital Systems Overview: Evolution and Integration

Explores the evolution of digital systems, from transistors to integrated circuits, emphasizing the impact of Moore's law and practical FPGA work.

Finite State Machines (FSMs)

Explores Finite State Machines (FSMs) in digital system design, covering Mealy and Moore FSMs, state diagrams, VHDL implementation, and state encoding.

Programmable Logic Circuits, FPGA

Explores logic circuit classification, FPGA design methodology, implementation, and Altera Cyclone IV architecture.

Semicustom RTL Design: Design Flow and Standard Cells

Explores the RTL design flow, chip-level integration, standard cells, and static timing analysis in VLSI design.

Formally Verified Chisel Designs

Explores formally verifying Chisel designs using SMT solvers and covers examples like delayed assertions and proofs by induction.

Logical Effort: Fundamentals of VLSI Design

Covers the Logical Effort method for optimizing logic delay and gate sizing impact.

Hardware Description Languages

Explores the history and significance of Hardware Description Languages in automating design processes and describing parallel hardware.

Generating a CLK Generator (PLL) IP in Vivado

Covers the process of generating a Clock Generator (PLL) IP in Vivado using the Clocking Wizard tool.

Programmable Logic Devices: PAL, GAL, CPLD

Covers PAL, GAL, CPLD, and the evolution to FPGAs, explaining their architecture and advantages.