Simulation-Based Verification

About
Privacy
Disclaimer

Graph Chatbot

In course

Adipisicing id cupidatat reprehenderit incididunt laboris ut sunt ipsum ullamco id. Consectetur officia proident aliquip eiusmod. Dolor proident incididunt culpa veniam fugiat anim irure sit cupidatat.

Description

This lecture covers simulation-based verification in VLSI systems, focusing on compiled-code and event-driven algorithms. It explains the purpose of simulation, modeling levels, signal states, and the advantages and drawbacks of each algorithm. The instructor discusses levelization examples and the event-driven algorithm's efficiency for discrete-event simulations.

Instructor

laboris occaecat fugiat incididunt

Ea eiusmod velit ullamco minim anim culpa eu consequat quis pariatur minim dolore est. Adipisicing do eu laboris aliqua pariatur magna ullamco duis officia occaecat laboris nulla. Laborum quis ad dolore Lorem culpa dolor. Officia excepteur quis proident enim cillum excepteur eiusmod irure sint ex veniam ut labore.

Official source

Ontological neighbourhood

Computer engineering

Hardware engineering: Application-specific integrated circuit

Related lectures (32)

https://mediaspace.epfl.ch/media/0_xuexfcu4

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

In course

DEMO: nulla labore sit

Instructor

laboris occaecat fugiat incididunt

Ontological neighbourhood

Computer engineering

Hardware engineering: Application-specific integrated circuit

Related lectures (32)

Hardware Description Languages

Explores the history and significance of Hardware Description Languages in automating design processes and describing parallel hardware.

Simulation and Modeling in VLSI Systems

Explores simulation techniques and fault simulation procedures in VLSI systems.

Semicustom RTL Design: Frontend with Synthesis

Covers the fundamentals of VLSI design, focusing on the semi-custom design flow.

FPGA Programming with Speedgoat: Real-Time Signal Processing

Focuses on implementing a square function generator using Speedgoat FPGA technology and real-time signal processing techniques.

VHDL for Simulation & Testbenches

Explores VHDL for simulation, debugging, time modeling, event-based simulation, and testbench creation in digital system design.