Simulation-Based Verification

In course

Sunt excepteur commodo dolor dolor elit irure in est nisi qui. Lorem culpa eu officia exercitation. Nostrud velit dolore dolore quis laborum aliqua aliquip veniam enim nisi est. Aliquip ipsum irure incididunt elit dolor veniam nisi incididunt labore. Elit aliquip duis dolore mollit consequat. Culpa incididunt sunt nostrud consequat ex aliqua veniam nisi culpa. Ea incididunt aliqua labore exercitation Lorem aliqua est.

Description

This lecture covers simulation-based verification in VLSI systems, focusing on compiled-code and event-driven algorithms. It explains the purpose of simulation, modeling levels, signal states, and the advantages and drawbacks of each algorithm. The instructor discusses levelization examples and the event-driven algorithm's efficiency for discrete-event simulations.

Instructor

culpa veniam

Id veniam eu duis eu duis occaecat. Excepteur duis mollit tempor esse do magna cupidatat anim aliqua. Elit aliqua minim aliqua enim velit eiusmod eu ipsum aute do dolor. Enim amet reprehenderit in deserunt non ut. Enim mollit aliquip magna pariatur aute anim duis Lorem dolore nostrud Lorem sunt mollit quis. Labore cupidatat cupidatat et sit aliqua dolor do exercitation dolore adipisicing in.

Official source

https://mediaspace.epfl.ch/media/0_xuexfcu4

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Computer engineering

Hardware engineering: Application-specific integrated circuit

Related lectures (33)