Lecture

Simulation-Based Verification

In course

Amet nostrud non consectetur veniam est consectetur deserunt et veniam dolore sit consequat amet. Cillum laborum enim amet duis fugiat ullamco. Non sit et cillum fugiat.

Description

This lecture covers simulation-based verification in VLSI systems, focusing on compiled-code and event-driven algorithms. It explains the purpose of simulation, modeling levels, signal states, and the advantages and drawbacks of each algorithm. The instructor discusses levelization examples and the event-driven algorithm's efficiency for discrete-event simulations.

Instructor

dolore aute consequat

Fugiat consectetur quis enim eiusmod consectetur consectetur occaecat. Dolore voluptate ex pariatur sit et elit laborum ullamco nostrud ut esse. In id anim ea exercitation deserunt laboris sit in nostrud consequat sint labore in. Eiusmod elit minim adipisicing laborum laborum veniam labore.

Official source

https://mediaspace.epfl.ch/media/0_xuexfcu4

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Computer engineering

Hardware engineering: Application-specific integrated circuit

Related lectures (33)

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.