Simulation-Based Verification

About
Privacy
Disclaimer

Graph Chatbot

Related lectures (32)

Page 1 of 4

Explores the history and significance of Hardware Description Languages in automating design processes and describing parallel hardware.

Simulation and Modeling in VLSI Systems

Explores simulation techniques and fault simulation procedures in VLSI systems.

Semicustom RTL Design: Frontend with Synthesis

Covers the fundamentals of VLSI design, focusing on the semi-custom design flow.

FPGA Programming with Speedgoat: Real-Time Signal Processing

Focuses on implementing a square function generator using Speedgoat FPGA technology and real-time signal processing techniques.

VHDL for Simulation & Testbenches

Explores VHDL for simulation, debugging, time modeling, event-based simulation, and testbench creation in digital system design.

Hardware Verification using High-Level Design Languages

Explores challenges in hardware verification, clear specifications, speculation harm, and cycle-precise semantics.

Optimization and Simulation: Introduction to Simulation

Introduces state-of-the-art methods in optimization and simulation, covering topics like statistical analysis, variance reduction, and simulation projects.

Semicustom RTL Design: Design Flow and Standard Cells

Explores the RTL design flow, chip-level integration, standard cells, and static timing analysis in VLSI design.

Generating a CLK Generator (PLL) IP in Vivado

Covers the process of generating a Clock Generator (PLL) IP in Vivado using the Clocking Wizard tool.

Synchronous Digital Circuits: Principles and Design

Covers principles of synchronous RTL design, custom digital circuits, Y-Diagram visualization, signal classes, and hierarchy management.