Publication

Integrated Circuits and Logic Operations Based on Single-Layer MoS2

Related publications (181)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Integrated Circuits and Logic Operations Based on Single-Layer MoS2

Graph Chatbot

Chat with Graph Search

Graph generative deep learning models with an application to circuit topologies

Strain relaxation and multidentate anchoring in n-type perovskite transistors and logic circuits

Emulating Multimemristive Behavior of Silicon Nanowire-Based Biosensors by Using CMOS-Based Implementations

Unraveling the Electrochemical Electrode Coupling in Integrated Organic Electrochemical Transistors

In Liquido Computation with Electrochemical Transistors and Mixed Conductors for Intelligent Bioelectronics

A 3.3-Gb/s SPAD-Based Quantum Random Number Generator

Utilizing XMG-based Synthesis to Preserve Self-Duality for RFET-Based Circuits

An All-Digital 1 Mbps, 57 pJ/bit Bluetooth Low Energy (BLE) Backscatter ASIC in 65 nm CMOS

Influence of Fin and Finger Number on TID Degradation of 16-nm Bulk FinFETs Irradiated to Ultrahigh Doses

Comparison of Two in Pixel Source Follower Schemes for Deep Subelectron Noise CMOS Image Sensors