Publication

Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip

Related publications (75)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip

Graph Chatbot

Chat with Graph Search

High-temperature compatible 3D-integration processes for a vacuum-sealed CNT-based NEMS

Thermal Simulation of Liquid-Cooled Integrated Circuits

Design and fabrication of the thruster heads for the MicroThrust MEMS electrospray propulsion system

Cell Transformations and Physical Design Techniques for 3D Monolithic Integrated Circuits

3D Integration Technology for Lab-on-a-Chip Applications

Design and Testing Strategies for Modular 3-D-Multiprocessor Systems Using Die-Level Through Silicon Via Technology

Modeling and Design Techniques for 3-D ICs under Process, Voltage, and Temperature Variations

Towards Multi-Fabric 3D Integration Architectures

A High-throughput and Low-Latency Interconnection Network for Multi-Core Clusters with 3-D Stacked L2 Tightly-Coupled Data Memory

Towards Cost Effective Multi-Core Processor Platforms Using 3-D Stacking Technology