Publication

A new single-photon avalanche diode in 90nm standard CMOS technology

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A new single-photon avalanche diode in 90nm standard CMOS technology

Graph Chatbot

Chat with Graph Search

Silicon CMOS and InGaAs(P)/InP SPADs for NIR/SWIR detection

Advanced Silicon and SWIR Single-Photon Avalanche Diodes: Design, Simulation, and Characterization

SPAD Developed in 55 nm Bipolar-CMOS-DMOS Technology Achieving Near 90% Peak PDP

Fab-to-fab and run-to-run variability in 130 nm and 65 nm CMOS technologies exposed to ultra-high TID

Single-photon avalanche diode fabricated in standard 55 nm bipolar-CMOS-DMOS technology with sub-20 V breakdown voltage

Exploring negative capacitance and neuromorphic devices based on CMOS-compatible ferroelectric HfO2

A hybrid III-V tunnel FET and MOSFET technology platform integrated on silicon

Engineering Breakdown Probability Profile for PDP and DCR Optimization in a SPAD Fabricated in a Standard 55nm BCD Process

Exploration of Negative Capacitance Devices and Technologies

First Near-Ultraviolet- and Blue-Enhanced Backside-Illuminated Single-Photon Avalanche Diode Based on Standard SOI CMOS Technology