Publication

Skew Variability in 3-D ICs with Multiple Clock Domains

Related publications (32)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Skew Variability in 3-D ICs with Multiple Clock Domains

Graph Chatbot

Chat with Graph Search

Modeling and Design Techniques for 3-D ICs under Process, Voltage, and Temperature Variations

The Combined Effect of Process Variations and Power Supply Noise on Clock Skew and Jitter

Wireless GPS-based phase-locked synchronization system for outdoor environment

Clock Distribution Networks in 3-D Integrated Systems

Design of Resonant Clock Distribution Networks for 3-D Integrated Circuits

Process-induced skew variation for scaled 2-D and 3-D ICs

Robust Synchronization of Absolute and Difference Clocks over Networks

Clock and Power Distribution Networks for 3-D ICs

Dynamically Trading Frequency for Complexity in a GALS Microprocessor

Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor