Publication

Effects of Process Variations on 3-D Global Clock Distribution Networks

Related publications (44)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Effects of Process Variations on 3-D Global Clock Distribution Networks

Graph Chatbot

Chat with Graph Search

An Enhanced Design Methodology for Resonant Clock Trees

Modeling and Design Techniques for 3-D ICs under Process, Voltage, and Temperature Variations

High-Level Energy Estimation in the Sub-VT Domain: Simulation and Measurement of a Cardiac Event Detector

Low-power clock distribution networks for 3-D ICs

A Low-Overhead Method for Pre-bond Test of Resonant 3-D Clock Distribution Networks

Substrate Current Modeling for high Temperature Smart Power BCD Technology

The Combined Effect of Process Variations and Power Supply Noise on Clock Skew and Jitter

Replica Bit-Line Technique for Embedded Multilevel Gain-Cell DRAM

Design of Resonant Clock Distribution Networks for 3-D Integrated Circuits

Clock Distribution Networks in 3-D Integrated Systems