Publication

A 500 fW/bit 14 fJ/bit-access 4kb Standard-Cell Based Sub-VT Memory in 65nm CMOS

Related publications (46)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A 500 fW/bit 14 fJ/bit-access 4kb Standard-Cell Based Sub-VT Memory in 65nm CMOS

Graph Chatbot

Chat with Graph Search

Tunnel Field Effect Transistors

10.3 A 7.5mW 7.5Gb/s Mixed NRZ/Multi-Tone Serial Data Transceiver for Multi-Drop Memory Interfaces in 40nm CMOS

Low-Voltage Read/Write Circuit Design for Transistorless ReRAM Crossbar Arrays in 180nm CMOS Technology

4T Gain-Cell with internal-feedback for ultra-low retention power at scaled CMOS nodes

Multi-level wordline driver for robust SRAM design in nano-scale CMOS technology

Single event upset mitigation in low power SRAM design

System-level Assessment and Area Evaluation of Spin Wave Logic Circuits

Resolving the Memory Bottleneck for Single Supply Near-Threshold Computing

A ReRAM-Based Non-Volatile Flip-Flop with Sub-VT Read and CMOS Voltage-Compatible Write

Standard-Cell Based Memories (SCMs): from Sub-VT to Error-Resilient Systems