Publication

3D Integration Technology for Lab-on-a-Chip Applications

Related publications (215)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

3D Integration Technology for Lab-on-a-Chip Applications

Graph Chatbot

Chat with Graph Search

A CMOS Compatible Chip-to-Chip 3D Integration Platform

Label-free, direct DNA detection by means of a standard CMOS electronic chip

Design and Testing Strategies for Modular 3-D-Multiprocessor Systems Using Die-Level Through Silicon Via Technology

Parylene to silicon nitride bonding for post-integration of high pressure microfluidics to CMOS devices

A Comparative Study on Fabrication Techniques for On-Chip Microelectrodes

A High-throughput and Low-Latency Interconnection Network for Multi-Core Clusters with 3-D Stacked L2 Tightly-Coupled Data Memory

Fabrication and characterization of wafer-level deep TSV arrays

IcyHeart: Highly integrated ultra-low-power SoC solution for unobtrusive and energy efficient wireless cardiac monitoring

All-stencil transistor fabrication on 3D silicon substrates

Wafer Level Fabrication of Vibrational Energy Harvesters using Bulk PZT Sheets