Publication

Design and Architectural Assessment of 3-D Resistive Memory Technologies in FPGAs

Related publications (66)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Design and Architectural Assessment of 3-D Resistive Memory Technologies in FPGAs

Graph Chatbot

Chat with Graph Search

Impact of Interface Traps in Floating-Gate Memory Based on Monolayer MoS2

Miss-Optimized Memory Systems: Turning Thousands of Outstanding Misses into Reuse Opportunities

Memory chip or memory array for wide-voltage range in-memory computing using bitline technology

Magnetic Skyrmions: From Fundamental Physics to Topological Electronics

Write Termination circuits for RRAM : A Holistic Approach From Technology to Application Considerations

Data-Retention-Time Characterization of Gain-Cell eDRAMs across the Design and Variations Space

A Product Engine for Energy-Efficient Execution of Binary Neural Networks Using Resistive Memories

Material and Electrical study of HfO2-Based Resistive Random Access Memories (ReRAMs)

Analog Control of Retainable Resistance Multistates in HfO2 Resistive-Switching Random Access Memories (ReRAMs)

Post-P&R Performance and Power Analysis for RRAM-based FPGAs