Publication

Design and Architectural Assessment of 3-D Resistive Memory Technologies in FPGAs

Related publications (66)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Design and Architectural Assessment of 3-D Resistive Memory Technologies in FPGAs

Graph Chatbot

Chat with Graph Search

Accurate Power Analysis for Near-Vt RRAM-based FPGA

Large-scale neural networks implemented with nonvolatile memory as the synaptic weight element: comparative performance analysis (accuracy, speed, and power)

A High-Performance Low-Power Near-Vt RRAM-based FPGA

Multi-level wordline driver for robust SRAM design in nano-scale CMOS technology

Differential vector storage for non-volatile memory

Replica Technique for Adaptive Refresh Timing of Gain-Cell-Embedded DRAM

A ReRAM-Based Non-Volatile Flip-Flop with Sub-VT Read and CMOS Voltage-Compatible Write

Surface potential compact model for embedded flash devices oriented to IC memory design

GMS: Generic Memristive Structure for Non-Volatile FPGAs

Surface potential compact model for embedded flash devices oriented to IC memory design

Accurate Power Analysis for Near-Vt RRAM-based FPGA

A High-Performance Low-Power Near-Vt RRAM-based FPGA

GMS: Generic Memristive Structure for Non-Volatile FPGAs

A ReRAM-Based Non-Volatile Flip-Flop with Sub-VT Read and CMOS Voltage-Compatible Write

Large-scale neural networks implemented with nonvolatile memory as the synaptic weight element: comparative performance analysis (accuracy, speed, and power)

Multi-level wordline driver for robust SRAM design in nano-scale CMOS technology

Differential vector storage for non-volatile memory

Surface potential compact model for embedded flash devices oriented to IC memory design

Replica Technique for Adaptive Refresh Timing of Gain-Cell-Embedded DRAM

Surface potential compact model for embedded flash devices oriented to IC memory design