Publication

Multi-Gigabyte On-Chip DRAM Caches for Servers

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Multi-Gigabyte On-Chip DRAM Caches for Servers

Graph Chatbot

Chat with Graph Search

Runtime 3-D Stacked Cache Management for Chip-Multiprocessors

A Distributed Interleaving Scheme for Efficient Access to WideIO DRAM Memory

Scale-Out Processors

3D-LIN: A Configurable Low-Latency Interconnect for Multi-Core Clusters with 3D Stacked L1 Memory

Thermal Characterization of Cloud Workloads on a Power-Efficient Server-on-Chip

Replica Bit-Line Technique for Embedded Multilevel Gain-Cell DRAM

Self-Aligned 3D Chip Integration Technology and Through-Silicon Serial Data Transmission

A DRAM Centric NoC Architecture and Topology Design Approach

Architectural Support for Coherent Architecturally Visible Storage in Instruction Set Extensions

Performance and Energy Trade-offs Analysis of L2 on-Chip Cache Architectures for Embedded MPSoCs