Publication

Implementation of Low-Power 6–8 b 30–90 GS/s Time-Interleaved ADCs With Optimized Input Bandwidth in 32 nm CMOS

Related publications (32)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Implementation of Low-Power 6–8 b 30–90 GS/s Time-Interleaved ADCs With Optimized Input Bandwidth in 32 nm CMOS

Graph Chatbot

Chat with Graph Search

Generalised Implicit Neural Representations

An automatized method to determine latencies of motor-evoked potentials under physiological and pathophysiological conditions

Graph signal processing tailored for subgraph focus and community structure

High-Performance CMOS SPAD-Based Sensors for Time-of-Flight PET Applications

Systems and methods for energy-efficient measurement of neurophysiological oscillations

SafeAMC: Adversarial training for robust modulation classification models

A Delta Sigma-Modulated Sample and Average Common-Mode Feedback Technique for Capacitively Coupled Amplifiers in a 192-nW Acoustic Analog Front-End

Wafer-scale MoS2 with water-vapor assisted showerhead MOCVD

Step detection in power system waveforms for improved RoCoF and frequency estimation

Exploring negative capacitance and neuromorphic devices based on CMOS-compatible ferroelectric HfO2