Publication

Thermal aware design and comparative analysis of a high performance 64-bit adder in FD-SOI and bulk CMOS technologies

Related publications (46)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Thermal aware design and comparative analysis of a high performance 64-bit adder in FD-SOI and bulk CMOS technologies

Graph Chatbot

Chat with Graph Search

A Relative Imaging CMOS Image Sensor for High Dynamic Range and High Frame-Rate Machine Vision Imaging Applications

Design and Benchmarking of Hybrid CMOS-Spin Wave Device Circuits Compared to 10nm CMOS

Heterogeneous Integration of ReRAM Crossbars in 180nm CMOS BEoL Process

Heterogeneous integration of ReRAM crossbars in a CMOS foundry chip

A Geiger Mode APD fabricated in Standard 65nm CMOS Technology

Development of Reconfigurable Circuits for WPAN Applications

Low-power RF modeling of a 40nm CMOS technology using BSIM6

Beyond Scaling

Process Variation and Leakage Power

Integration of Engineered Source and Drain Extensions in Double Gate Mosfet with Sub-32nm Channel Length