Publication

A DAC Assisted Speed Enhancement Technique for High Resolution SAR ADC

Related publications (36)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A DAC Assisted Speed Enhancement Technique for High Resolution SAR ADC

Graph Chatbot

Chat with Graph Search

A Cryogenic 1 GSa/s, Soft-Core FPGA ADC for Quantum Computing Applications

Implementation of Low-Power 6–8 b 30–90 GS/s Time-Interleaved ADCs With Optimized Input Bandwidth in 32 nm CMOS

27.3 Area-efficient 1GS/s 6b SAR ADC with charge-injection-cell-based DAC

Design of a parallel low power flash A/D converter for the sub-sampling IR-UWB receiver

A DAC Mismatch Calibration Technique for Multibit Sigma Delta Modulators

Design and Exploration of Low-Power Analog to Information Conversion Based on Compressed Sensing

Clock Jitter Compensation in High-Rate ADC Circuits

On-Chip Digital Background Calibration of Pipelined Analog-to-Digital Converters using Digital Assistance to support Nonlinear Residue Amplification

A 14b extended counting ADC implemented in a 24Mpixel APS-C CMOS image sensor

An Algorithm to Compensate the Effects of Spurious PLL Tones in Spectrum Sensing Architectures