Publication

A back-illuminated 3D-stacked single-photon avalanche diode in 45nm CMOS technology, 2017 IEEE International Electron Devices Meeting (IEDM)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A back-illuminated 3D-stacked single-photon avalanche diode in 45nm CMOS technology, 2017 IEEE International Electron Devices Meeting (IEDM)

Graph Chatbot

Chat with Graph Search

Nanowatt Acoustic Inference Sensing Exploiting Nonlinear Analog Feature Extraction

Cryogenic MOSFET Modeling for Large-Scale Quantum Computing

Enhanced-performance integrated Resonant Switched-Capacitor and Buck DC-DC converters for application in extreme radiation and magnetic field environments

First Near-Ultraviolet- and Blue-Enhanced Backside-Illuminated Single-Photon Avalanche Diode Based on Standard SOI CMOS Technology

Performance improvement of chip-level CMOS-integrated ReRAM cells through material optimization

Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors

Modeling of Total Ionizing Dose Degradation on 180-nm n-MOSFETs Using BSIM3

Exploration of Negative Capacitance Devices and Technologies

ReRAM From Material Study to CMOS Co-integration

High-Performance Back-Illuminated Three-Dimensional Stacked Single-Photon Avalanche Diode Implemented in 45-nm CMOS Technology