Publication

A High-PDE, Backside-Illuminated SPAD in 65/40-nm 3D IC CMOS Pixel With Cascoded Passive Quenching and Active Recharge

Related publications (123)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A High-PDE, Backside-Illuminated SPAD in 65/40-nm 3D IC CMOS Pixel With Cascoded Passive Quenching and Active Recharge

Graph Chatbot

Chat with Graph Search

High-Frequency Scaled MoS2 Transistors

Modeling Minority Carriers Related Capacitive Effects for Transient Substrate Currents in Smart Power ICs

Multiple-Independent-Gate Nanowire Transistors: From Technology to Advanced SoC Design

Fault Modeling in Controllable Polarity Silicon Nanowire Circuits

Wafer-Level Hysteresis-Free Resonant Carbon Nanotube Transistors

Design and Benchmarking of Hybrid CMOS-Spin Wave Device Circuits Compared to 10nm CMOS

Configurable Logic Gates Using Polarity Controlled Silicon Nanowire Gate-All-Around FETs

Submicrometer Organic Thin-Film Transistors: Technology Assessment Through Noise Margin Analysis of Inverters

Mono- and Bilayer WS2 Light-Emitting Transistors

A 90GS/s 8b 667mW 64x Interleaved SAR ADC in 32nm Digital SOI CMOS