Publication

Shrinking FPGA Static Power via Machine Learning-Based Power Gating and Enhanced Routing

Related publications (43)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Shrinking FPGA Static Power via Machine Learning-Based Power Gating and Enhanced Routing

Graph Chatbot

Chat with Graph Search

Contemporary Logic Synthesis: with an Application to AQFP Circuit Optimization

Augmented Lagrangian Methods for Provable and Scalable Machine Learning

Fairness and Explainability in Clustering Problems

Automating the Design of Programmable Interconnect for Reconfigurable Architectures

RDS: FPGA Routing Delay Sensors for Effective Remote Power Analysis Attacks

Low-Latency High-Bandwidth Circuit and System Design for Trigger Systems in High Energy Physics

Reconfigurable Logic Gates Based on Programable Multistable Mechanisms

A machine learning approach for power gating the FPGA routing network

Fluorescence lifetime imaging with a single-photon SPAD array using long overlapping gates: an experimental and theoretical study

FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs