Publication

An Analog-Assisted Digital LDO With Single Subthreshold Output pMOS Achieving 1.44-fs FOM

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Publications related to An Analog-Assisted Digital LDO With Single Subthreshold Output pMOS Achieving 1.44-fs FOM | EPFL Graph Search

An Analog-Assisted Digital LDO With Single Subthreshold Output pMOS Achieving 1.44-fs FOM

Graph Chatbot

Chat with Graph Search

Active Voltage Balancing with Seamless Integration into Dual Gate Driver for Series Connection of SiC MOSFETs

Power Aware Placement of On-Chip Voltage Regulators

Phase Shift Angle Segmentation Modulation for Soft-Switching Medium-Voltage DAB Converter With Series-Connected SiC MOSFETs

Strain relaxation and multidentate anchoring in n-type perovskite transistors and logic circuits

A Dual-Channel Gate Driver Design with Active Voltage Balancing Circuit for Series Connection of SiC MOSFETs

An Ultralow-Power Triaxial MEMS Accelerometer With High-Voltage Biasing and Electrostatic Mismatch Compensation

Active Power Decoupling for Single-Phase Input-Series-Output-Parallel Solid-State Transformers

Ripple Voltage and Loss Reduction of Single-Phase ISOP SST by Eliminating the Second Harmonic Current in LLC Converters

SPAD Developed in 55 nm Bipolar-CMOS-DMOS Technology Achieving Near 90% Peak PDP

Static and Dynamic Voltage Balancing for an IGCT-Based Resonant DC Transformer