Publication

Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit

Graph Chatbot

Chat with Graph Search

Towards Scalable Electronics: Synthetic 2D Materials for Large-Area 2D Circuit Integration

Strain relaxation and multidentate anchoring in n-type perovskite transistors and logic circuits

EdgeAI-Aware Design of In-Memory Computing Architectures

Active Voltage Balancing with Seamless Integration into Dual Gate Driver for Series Connection of SiC MOSFETs

A Generalized Adjusted Min-Sum Decoder for 5G LDPC Codes: Algorithm and Implementation

SPAD Developed in 55 nm Bipolar-CMOS-DMOS Technology Achieving Near 90% Peak PDP

Silicon CMOS and InGaAs(P)/InP SPADs for NIR/SWIR detection

Energy-Efficient Electronic Functions Based on the Co-integration of 2D and Ferroelectric Materials

A 3.3-Gb/s SPAD-Based Quantum Random Number Generator

Unraveling the Electrochemical Electrode Coupling in Integrated Organic Electrochemical Transistors