Publication

Weak Inversion Performance of CMOS and DCVSPG Logic Families in Sub-300mV Range

Related publications (46)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Weak Inversion Performance of CMOS and DCVSPG Logic Families in Sub-300mV Range

Graph Chatbot

Chat with Graph Search

RDS: FPGA Routing Delay Sensors for Effective Remote Power Analysis Attacks

Adaptive Body Biasing in Strong Body Factor Technologies

High-performance normally-off tri-gate GaN power MOSFETs

Monolithic Integration of GaN-Based NMOS Digital Logic Gate Circuits with E-Mode Power GaN MOSHEMTs

The Cryogenic Temperature Behavior of Bipolar, MOS, and DTMOS Transistors in Standard CMOS

Modeling and optimization of Tunnel-FET architectures exploiting carrier gas dimensionality

Negative Capacitance Field Effect Transistors; Capacitance Matching and non-Hysteretic Operation

Inverter Propagation and Fan-Out Constraints for Beyond-CMOS Majority-Based Technologies

Underlap counterdoping as an efficient means to suppress lateral leakage in the electron–hole bilayer tunnel FET

Polarity Control at Runtime