Publications associées à Advanced Micro Devices

Development of interconnected silicon micro-evaporators for the on-detector electronics cooling of the future ITS detector in the ALICE experiment at LHC

John Richard Thome, Alessandro Mapelli, Andrea Francescon, Giulia Romagnoli

The thermal management of the on-detector electronics and the development of low mass integrated cooling systems have become a crucial task in the design of silicon tracking detectors for high energy physics applications. The use of microfabricated ultra-t ...

Pergamon-Elsevier Science Ltd2016

Leveraging a Cluster-Booster Architecture for Brain-Scale Simulations

Felix Schürmann, James Gonzalo King, Michael Lee Hines, Pramod Shivaji Kumbhar, Aleksandr Ovcharenko

The European Dynamical Exascale Entry Platform (DEEP) is an example of a new type of heterogeneous supercomputing architecture that include both a standard multicore-based "Cluster" used to run less scalable parts of an application, and an Intel MIC-based ...

Springer Int Publishing Ag2016

Flat lensless phase imager

Christophe Moser, Manon Rostykus

Lensless imaging refers to an imaging technique which requires no imaging element between the light transmitted by the sample and the camera. This configuration enables designing compact devices. In the visible range, it is mainly investigated for microsco ...

Spie-Int Soc Optical Engineering2016

On the Performance of Delegation over Cache-Coherent Shared Memory

André Schiper, Thomas Ropars, Darko Petrovic

Delegation is a thread synchronization technique where access to shared data is performed through a dedicated server thread. When a client thread requires shared data access, it makes a request to a server and waits for a response. This paper studies deleg ...

2015

How to Stop Under-Utilization and Love Multicores

Anastasia Ailamaki, Pinar Tözün, Danica Porobic, Iraklis Psaroudakis, Erietta Liarou

Hardware trends oblige software to overcome three major challenges against systems scalability: (1) taking advantage of the implicit/vertical parallelism within a core that is enabled through the aggressive micro-architectural features, (2) exploiting the ...

2015

Jitter Analysis and Measurement in Subthreshold Source-Coupled Differential Ring Oscillators

Seyed Armin Tajalli, Mahsa Shoaran, Yusuf Leblebici

The jitter and the phase noise of ring oscillators utilizing subthreshold source-coupled logic (STSCL) style are analyzed in this paper. Closed-form equations are derived to predict the jitter and phase noise caused by white and flicker noise. Measurement ...

2015

On Temperature Dependency of Steep Subthreshold Slope in Dual-Independent-Gate FinFET

Giovanni De Micheli, Pierre-Emmanuel Julien Marc Gaillardon, Jian Zhang

Dual-independent-gate silicon FinFET has demonstrated a steep subthreshold slope (SS) when a positive feedback induced by weak impact ionization is triggered. In this paper, we study the temperature dependency of the steep SS by characterizing the fabricat ...

2015

A 5.9mW/Gb/s 7Gb/s/pin 8-Lane Single-Ended RX with Crosstalk Cancellation Scheme using a XCTLE and 56-tap XDFE in 32nm SOI CMOS

Volkan Cevher, Cosimo Aprile, Yusuf Leblebici, Alessandro Cevrero, Lukas Kull, Ilter Ozkaya, Thomas Toifl

This work reports an 8-lane single-ended RX featuring compact and low power far-end crosstalk (FEXT) cancellation circuits. The RX data-path consists of a cross continuous-time linear equalizer (XCTLE) to remove FEXT by nearest aggressors within the channe ...

2015

Applying HTM to an OLTP System: No Free Lunch

Anastasia Ailamaki, Pinar Tözün, Danica Porobic, David Cervini

Transactional memory is a promising way for implementing efficient synchronization mechanisms for multicore processors. Intel's introduction of hardware transactional memory (HTM) into their Haswell line of processors marks an important step toward mainstr ...

2015

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Advanced Micro Devices

Characterization and modeling of nanoscale MOSFET for ultra-low power RF IC design

Development of interconnected silicon micro-evaporators for the on-detector electronics cooling of the future ITS detector in the ALICE experiment at LHC

Leveraging a Cluster-Booster Architecture for Brain-Scale Simulations

Flat lensless phase imager

On the Performance of Delegation over Cache-Coherent Shared Memory

How to Stop Under-Utilization and Love Multicores

Jitter Analysis and Measurement in Subthreshold Source-Coupled Differential Ring Oscillators

On Temperature Dependency of Steep Subthreshold Slope in Dual-Independent-Gate FinFET

A 5.9mW/Gb/s 7Gb/s/pin 8-Lane Single-Ended RX with Crosstalk Cancellation Scheme using a XCTLE and 56-tap XDFE in 32nm SOI CMOS

Applying HTM to an OLTP System: No Free Lunch

Graph Chatbot

Chattez avec Graph Search

On the Performance of Delegation over Cache-Coherent Shared Memory

Development of interconnected silicon micro-evaporators for the on-detector electronics cooling of the future ITS detector in the ALICE experiment at LHC

Leveraging a Cluster-Booster Architecture for Brain-Scale Simulations

Characterization and modeling of nanoscale MOSFET for ultra-low power RF IC design

Flat lensless phase imager

On Temperature Dependency of Steep Subthreshold Slope in Dual-Independent-Gate FinFET

How to Stop Under-Utilization and Love Multicores

Jitter Analysis and Measurement in Subthreshold Source-Coupled Differential Ring Oscillators

A 5.9mW/Gb/s 7Gb/s/pin 8-Lane Single-Ended RX with Crosstalk Cancellation Scheme using a XCTLE and 56-tap XDFE in 32nm SOI CMOS

Applying HTM to an OLTP System: No Free Lunch