Integrated circuit layout

In integrated circuit design, integrated circuit (IC) layout, also known IC mask layout or mask design, is the representation of an integrated circuit in terms of planar geometric shapes which correspond to the patterns of metal, oxide, or semiconductor layers that make up the components of the integrated circuit. Originally the overall process was called tapeout, as historically early ICs used graphical black crepe tape on mylar media for photo imaging (erroneously believed to reference magnetic data—the photo process greatly predated magnetic media). When using a standard process—where the interaction of the many chemical, thermal, and photographic variables is known and carefully controlled—the behaviour of the final integrated circuit depends largely on the positions and interconnections of the geometric shapes. Using a computer-aided layout tool, the layout engineer—or layout technician—places and connects all of the components that make up the chip such that they meet certain criteria—typically: performance, size, density, and manufacturability. This practice is often subdivided between two primary layout disciplines: analog and digital. The generated layout must pass a series of checks in a process known as physical verification. The most common checks in this verification process are Design rule checking (DRC), Layout versus schematic (LVS), parasitic extraction, antenna rule checking, and electrical rule checking (ERC). When all verification is complete, layout post processing is applied where the data is also translated into an industry-standard format, typically GDSII, and sent to a semiconductor foundry. The milestone completion of the layout process of sending this data to the foundry is now colloquially called "tapeout". The foundry converts the data into mask data and uses it to generate the photomasks used in a photolithographic process of semiconductor device fabrication. In the earlier, simpler, days of IC design, layout was done by hand using opaque tapes and films, an evolution derived from early days of printed circuit board (PCB) design -- tape-out.

À propos de ce résultat

Cette page est générée automatiquement et peut contenir des informations qui ne sont pas correctes, complètes, à jour ou pertinentes par rapport à votre recherche. Il en va de même pour toutes les autres pages de ce site. Veillez à vérifier les informations auprès des sources officielles de l'EPFL.

Concepts associés (11)

Cours associés (26)

Séances de cours associées (100)

Integrated circuit layout

Conception de circuits intégrés

La conception (ou le design) de circuits intégrés (ou puces électroniques) consiste à réaliser les nombreuses étapes de développement (flot de conception ou design flow) nécessaires pour concevoir correctement et sans erreurs une puce électronique. Le point d'entrée est une spécification fonctionnelle qui décrit le fonctionnement voulu de la puce, ainsi que des contraintes non fonctionnelles (surface, coût, consommation...).

Standard cell

In semiconductor design, standard-cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard-cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate). Cell-based methodology – the general class to which standard cells belong – makes it possible for one designer to focus on the high-level (logical function) aspect of digital design, while another designer focuses on the implementation (physical) aspect.

EE-490(b): Lab in EDA based design

The goal of this lab is to get a working knowledge on the use of industrial state-of-the-art EDA (Electronic Design Automation) tools and design kits for the design of analog and digital integrated ci

AR-440: UE K : Architecture and Sustainability : performance studies

Ce cours s'articule autour de la conception en équipe d'un théâtre temporaire, mobile et durable. La démarche pédagogique s'appuiera sur une approche de design intégré, appliquée à la conception et l'

EE-523: Advanced analog integrated circuit design

Introduction to advanced topics in analog and mixed-signal CMOS circuits at the transistor level. The course will focus on practical aspects of IC design, quantitative performance measures, and design

Gestion de la dose en microscopie électronique

Explore les défis et les solutions pour gérer la dose d'électrons en microscopie, en soulignant l'importance d'un suivi et d'une analyse précis des doses.

Accès à la machine virtuelle : configuration et conception EE-320: Analog IC design

Couvre la configuration et l'accès aux machines virtuelles pour les exercices pratiques de conception IC.

Conception d'IC analogique de faible puissance: blocs de construction de base EE-520: Low-power analog IC design

Couvre les blocs de construction de base dans la conception IC analogique de faible puissance, en mettant l'accent sur les miroirs de courant et les paires différentielles.