Publication

Single event upset mitigation in low power SRAM design

Publications associées (55)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Single event upset mitigation in low power SRAM design

Graph Chatbot

Chattez avec Graph Search

Multi-Ported GC-eDRAM Bitcell with Dynamic Port Configuration and Refresh Mechanism

A 128-kbit GC-eDRAM With Negative Boosted Bootstrap Driver for 11.3x Lower-Refresh Frequency at a 2.5% Area Overhead in 28-nm FD-SOI

Miss-Optimized Memory Systems: Turning Thousands of Outstanding Misses into Reuse Opportunities

Replica Bit-Line Technique for Internal Refresh in Logic-Compatible Gain-Cell Embedded DRAM

Gain-Cell Embedded DRAMs: Modeling and Design Space

Gain-Cell Embedded DRAMs: Modeling and Design Space

Current-Based Data-Retention-Time Characterization of Gain-Cell Embedded DRAMs Across the Design and Variations Space

GC-eDRAM with Body-Bias Compensated Readout and Error Detection in 28nm FD-SOI

Data-Retention-Time Characterization of Gain-Cell eDRAMs across the Design and Variations Space

Low-Power Design of Digital VLSI Circuits around the Point of First Failure

Multi-Ported GC-eDRAM Bitcell with Dynamic Port Configuration and Refresh Mechanism

Replica Bit-Line Technique for Internal Refresh in Logic-Compatible Gain-Cell Embedded DRAM

A 128-kbit GC-eDRAM With Negative Boosted Bootstrap Driver for 11.3x Lower-Refresh Frequency at a 2.5% Area Overhead in 28-nm FD-SOI

Low-Power Design of Digital VLSI Circuits around the Point of First Failure

Gain-Cell Embedded DRAMs: Modeling and Design Space

Miss-Optimized Memory Systems: Turning Thousands of Outstanding Misses into Reuse Opportunities

GC-eDRAM with Body-Bias Compensated Readout and Error Detection in 28nm FD-SOI

Gain-Cell Embedded DRAMs: Modeling and Design Space

Current-Based Data-Retention-Time Characterization of Gain-Cell Embedded DRAMs Across the Design and Variations Space

Data-Retention-Time Characterization of Gain-Cell eDRAMs across the Design and Variations Space