Publication
A Study on Buffer Distribution for RRAM-based FPGA Routing Structures
Publications associées (86)
Evaluating, Exploiting, and Hiding Power Side-Channel Leakage of Remote FPGAs
The pervasive adoption of field-programmable gate arrays (FPGAs) in both cyber-physical systems and the cloud has raised many security issues. Being integrated circuits, FPGAs are susceptible to fault and power side-channel attacks, which require physical ...
EPFL2023A Visionary Look at the Security of Reconfigurable Cloud Computing
Francesco Regazzoni, Mirjana Stojilovic
Field-programmable gate arrays (FPGAs) have become critical components in many cloud computing platforms. These devices possess the fine-grained parallelism and specialization needed to accelerate applications ranging from machine learning to networking an ...
2023Automating the Design of Programmable Interconnect for Reconfigurable Architectures
With Moore's law coming to an end, increasingly more hope is being put in specialized hardware implemented on reconfigurable architectures such as Field-Programmable Gate Arrays (FPGAs). Yet, it is often neglected that these architectures themselves experi ...
EPFL2023Practical Implementations of Remote Power Side-Channel and Fault-Injection Attacks on Multitenant FPGAs
Francesco Regazzoni, Mirjana Stojilovic, Dina Gamaleldin Ahmed Shawky Mahmoud, Ognjen Glamocanin
Cloud computing environments increasingly provision FPGAs because of their fine-grained, highly parallel, and flexible hardware architecture. The availability of FPGAs in the cloud fueled research on the security risks associated with exposing FPGA fabric ...
Springer, Cham2023IIBLAST: Speeding Up Commercial FPGA Routing by Decoupling and Mitigating the Intra-CLB Bottleneck
Mirjana Stojilovic, Stefan Nikolic, Shashwat Shrivastava
We identified that in modern commercial FPGAs, routing signals from the general interconnect to the configurable logic blocks (CLBs) through a very sparse input interconnect block (IIB) represents a significant runtime bottleneck. This is despite academic ...
2023An All-Digital 1 Mbps, 57 pJ/bit Bluetooth Low Energy (BLE) Backscatter ASIC in 65 nm CMOS
We present an all-digital application specific integrated circuit (ASIC) that implements Bluetooth Low Energy (BLE)-compatible backscatter communication. The ASIC was fabricated in a 65 nm CMOS process and occupies an active area of 0.12 mm(2) while consum ...
IEEE2022Assessment of the Bundle SNSPD Plus FPGA-Based TDC for High-Performance Time Measurements
Christophe Marcel Georges Galland, Andrea Costa
Counting single photons and measuring their arrival time is of crucial importance for imaging and quantum applications that use single photons to outperform classical techniques. The investigation of the coincidence, i.e. correlation, between photons can b ...
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC2022SiGe Time Resolving Pixel Detectors for High Energy Physics and Medical Imaging
In the last years, sub-nanosecond time-resolved particle detectors have been object of research by many companies and institutes since they represent an efficient tool to improve the performance of detecting systems for various applications such as High En ...
EPFL2022Detailed Placement for Dedicated LUT-Level FPGA Interconnect
Paolo Ienne, Grace Zgheib, Stefan Nikolic
In this work, we develop timing-driven CAD support for FPGA architectures with direct connections between LUTs. We do so by proposing an efficient ILP-based detailed placer, which moves a carefully selected subset of LUTs from their original positions, so ...
ASSOC COMPUTING MACHINERY2022Low-Latency High-Bandwidth Circuit and System Design for Trigger Systems in High Energy Physics
Marcos Vinícius Silva Oliveira
The increasing luminosity in HEP (High Energy Physics) colliders demands trigger systems to be more selective. First, more information from the detector is routed to the trigger system. Second, larger parts of this information are processed together. These ...
EPFL2021