Publication

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Publications associées (168)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Graph Chatbot

Chattez avec Graph Search

Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache

Energy/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design

Variability-Aware Design Space Exploration of Embedded Memories

Replica Technique for Adaptive Refresh Timing of Gain-Cell-Embedded DRAM

Cmos compatible non-volatile latch and d-flip flop using resistive switching materials

Dynamic stability and noise margins of SRAM arrays in nanoscaled technologies

High Sum-Rate Three-Write and Nonbinary WOM Codes

Low Power 3D Serial TSV Link for High Bandwidth Cross-Chip Communication

Low Power 3D Serial TSV Link for High Bandwidth Cross-Chip Communication

Surface potential compact model for embedded flash devices oriented to IC memory design

Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache

Cmos compatible non-volatile latch and d-flip flop using resistive switching materials

Surface potential compact model for embedded flash devices oriented to IC memory design

Replica Technique for Adaptive Refresh Timing of Gain-Cell-Embedded DRAM

Energy/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design

High Sum-Rate Three-Write and Nonbinary WOM Codes

Variability-Aware Design Space Exploration of Embedded Memories

Low Power 3D Serial TSV Link for High Bandwidth Cross-Chip Communication

Dynamic stability and noise margins of SRAM arrays in nanoscaled technologies

Low Power 3D Serial TSV Link for High Bandwidth Cross-Chip Communication