Publication

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Related publications (168)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Graph Chatbot

Chat with Graph Search

Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache

Energy/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design

Variability-Aware Design Space Exploration of Embedded Memories

Replica Technique for Adaptive Refresh Timing of Gain-Cell-Embedded DRAM

Cmos compatible non-volatile latch and d-flip flop using resistive switching materials

Dynamic stability and noise margins of SRAM arrays in nanoscaled technologies

High Sum-Rate Three-Write and Nonbinary WOM Codes

Low Power 3D Serial TSV Link for High Bandwidth Cross-Chip Communication

Low Power 3D Serial TSV Link for High Bandwidth Cross-Chip Communication

Surface potential compact model for embedded flash devices oriented to IC memory design

Variability-Aware Design Space Exploration of Embedded Memories

Cmos compatible non-volatile latch and d-flip flop using resistive switching materials

Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache

Surface potential compact model for embedded flash devices oriented to IC memory design

High Sum-Rate Three-Write and Nonbinary WOM Codes

Replica Technique for Adaptive Refresh Timing of Gain-Cell-Embedded DRAM

Dynamic stability and noise margins of SRAM arrays in nanoscaled technologies

Energy/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design

Low Power 3D Serial TSV Link for High Bandwidth Cross-Chip Communication

Low Power 3D Serial TSV Link for High Bandwidth Cross-Chip Communication