Publication

LUT-Based Optimization For ASIC Design Flow