Publication

A standard CMOS multi-channel single-chip receiver for multi-gigabit optical data communications

Publications associées (244)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

A standard CMOS multi-channel single-chip receiver for multi-gigabit optical data communications

Graph Chatbot

Chattez avec Graph Search

Resource Trade-Offs in Circuits and Systems: from Neurotechnology to Communications

A cryo-CMOS chip that integrates silicon quantum dots and multiplexed dispersive readout electronics

Nanowatt Acoustic Inference Sensing Exploiting Nonlinear Analog Feature Extraction

Random flip-flop: adding quantum randomness to digital circuits for improved cyber security, artificial intelligence and more

A massively scalable Time-to-Digital Converter with a PLL-free calibration system in a commercial 130 nm process

Low-Voltage Silicon Photonic Mems Switch With Vertical Actuation

Modelling of vertical and ferroelectric junctionless technology for efficient 3D neural network compute cube dedicated to embedded artificial intelligence

Towards Deeply Scaled 3D MPSoCs with Integrated Flow Cell Array Technology

Multiplier Architectures: Challenges and Opportunities with Plasmonic-based Logic

Multiplier Architectures: Challenges and Opportunities with Plasmonic-based Logic

A cryo-CMOS chip that integrates silicon quantum dots and multiplexed dispersive readout electronics

Multiplier Architectures: Challenges and Opportunities with Plasmonic-based Logic

Low-Voltage Silicon Photonic Mems Switch With Vertical Actuation

Towards Deeply Scaled 3D MPSoCs with Integrated Flow Cell Array Technology

Multiplier Architectures: Challenges and Opportunities with Plasmonic-based Logic

A massively scalable Time-to-Digital Converter with a PLL-free calibration system in a commercial 130 nm process

Random flip-flop: adding quantum randomness to digital circuits for improved cyber security, artificial intelligence and more

Nanowatt Acoustic Inference Sensing Exploiting Nonlinear Analog Feature Extraction

Modelling of vertical and ferroelectric junctionless technology for efficient 3D neural network compute cube dedicated to embedded artificial intelligence

Resource Trade-Offs in Circuits and Systems: from Neurotechnology to Communications