Lecture

Sequential Elements: Latches and Flip-Flops

Description

This lecture covers the fundamental components of VLSI design, focusing on sequential elements like latches and flip-flops. Topics include naming conventions, latch vs. register, ratioed vs. non-ratioed latch, transmission gates, flip-flop delay, setup time, hold time, and the impact of setup violations.

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.