Are you an EPFL student looking for a semester project?
Work with us on data science and visualisation projects, and deploy your project as an app on top of Graph Search.
This lecture covers the fundamental components of VLSI design, focusing on sequential elements like latches and flip-flops. Topics include naming conventions, latch vs. register, ratioed vs. non-ratioed latch, transmission gates, flip-flop delay, setup time, hold time, and the impact of setup violations.