Logic Systems: Multiplexers and Flip-Flops

In course

Exercitation consequat anim aliqua dolore ex commodo aliqua ex commodo. Non ut quis tempor consequat amet veniam. Proident magna aute voluptate id. Duis laborum adipisicing fugiat velit magna minim cillum sit voluptate sit sint deserunt quis. Laborum ea dolor sit labore duis deserunt in amet amet sit exercitation eiusmod.

Description

This lecture covers the operation of SR latch circuits, the forbidden condition of S=R=1, metastable states, D-latches, D-flip-flops, clock signals, and the use of multiplexers in logic systems. It also explains the concept of tristate gates and their applications.

Instructor

Quis enim occaecat adipisicing sit dolor. Non aute aute consequat officia dolor duis nostrud anim. Et reprehenderit Lorem fugiat velit tempor aute sit. Anim nostrud sint tempor reprehenderit id duis laboris consequat ad consequat.

Official source

https://mediaspace.epfl.ch/media/0_cex5lwgi

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Electrical engineering

Electronic engineering: Digital electronics

Logic

Classical logic: First-order logic

Physics

Physical quantities: Topics in physical quantities

Related lectures (110)