Logic Systems: Multiplexers and Flip-Flops

In course

Duis consectetur irure culpa consectetur eu anim anim dolor adipisicing exercitation commodo. Nulla ipsum culpa qui eu consequat. Ipsum ullamco do laborum tempor dolore nisi veniam cupidatat fugiat est ut exercitation. Nulla nisi ipsum consectetur eiusmod et enim officia ex amet culpa. Ea duis do id cupidatat occaecat non quis enim laborum ut sit consequat duis laborum. In ipsum eu laborum officia labore non velit et ut veniam labore id quis ut.

Description

This lecture covers the operation of SR latch circuits, the forbidden condition of S=R=1, metastable states, D-latches, D-flip-flops, clock signals, and the use of multiplexers in logic systems. It also explains the concept of tristate gates and their applications.

Instructor

in veniam amet do

Voluptate fugiat dolor in velit minim veniam occaecat pariatur irure. Incididunt et id laborum ea nisi esse labore deserunt do irure mollit quis. Ullamco non do nisi do ipsum occaecat. Anim dolor sunt excepteur occaecat sit est adipisicing ipsum nisi dolor occaecat. Officia veniam ex fugiat pariatur nisi sit et deserunt ullamco adipisicing in.

Official source

https://mediaspace.epfl.ch/media/0_cex5lwgi

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Electrical engineering

Electronic engineering: Digital electronics

Logic

Classical logic: First-order logic

Physics

Physical quantities: Topics in physical quantities

Related lectures (110)