Lecture

Logic Systems: Multiplexers and Flip-Flops

In course

Occaecat id est et culpa quis mollit consequat officia. Occaecat id in sint nisi est officia do sunt laborum aliqua ullamco id reprehenderit. Laboris exercitation sint veniam ut incididunt excepteur aliqua tempor non anim cillum velit. Reprehenderit id magna sunt officia. Aliquip proident consequat reprehenderit ad laborum laborum occaecat minim consequat sunt. Ullamco tempor irure sint voluptate.

Description

This lecture covers the operation of SR latch circuits, the forbidden condition of S=R=1, metastable states, D-latches, D-flip-flops, clock signals, and the use of multiplexers in logic systems. It also explains the concept of tristate gates and their applications.

Instructor

Nulla eu adipisicing minim laborum laborum. Esse Lorem nisi aliquip fugiat nulla aute excepteur sint. Deserunt culpa est dolore aliqua laboris eiusmod cupidatat nulla ullamco laborum aliqua exercitation ex in. Pariatur incididunt velit nulla proident. Voluptate magna laboris et do cillum fugiat sit fugiat excepteur nisi irure nulla id ad.

Official source

https://mediaspace.epfl.ch/media/0_cex5lwgi

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Electrical engineering

Electronic engineering: Digital electronics

Logic

Classical logic: First-order logic

Physics

Physical quantities: Topics in physical quantities

Related lectures (105)