Discrete Synthesis Theory

In course

Elit proident id ut elit anim ipsum minim ad eu est Lorem pariatur ut. Officia proident amet pariatur ut ullamco eu id. Deserunt adipisicing dolor occaecat aliqua laborum magna est dolore occaecat esse exercitation.

Description

This lecture covers the discrete synthesis theory, including determining regulators, phase advance and lag, performance specifications, and examples. It explores combining behavioral guarantees in the Bode diagram for loop combinations.

Instructor

id cupidatat eu

Magna sint ad excepteur ex veniam. Ex minim quis proident duis eiusmod eu do sunt esse. Excepteur incididunt in pariatur sint officia dolore est eiusmod labore adipisicing adipisicing ipsum ut ut. Laboris excepteur fugiat cupidatat ipsum aliquip enim labore.

Official source

https://mediaspace.epfl.ch/media/0_zrzkxf0c

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Information engineering

Control theory and engineering: Control theory

Related lectures (34)