Discrete Synthesis Theory

In course

DEMO: irure aliquip dolore reprehenderit

Nulla pariatur magna nulla ea voluptate sint mollit consequat. Labore laborum voluptate enim duis ut proident non reprehenderit ipsum ut dolore. Enim duis occaecat duis deserunt duis ea nisi labore minim reprehenderit consectetur pariatur.

Description

This lecture covers the discrete synthesis theory, including determining regulators, phase advance and lag, performance specifications, and examples. It explores combining behavioral guarantees in the Bode diagram for loop combinations.

Instructor

commodo duis fugiat

Aliqua id ad duis ullamco anim aliqua proident. Ad aliqua cillum incididunt Lorem sint aliqua esse. Sit in nisi non aliqua anim veniam fugiat ex voluptate qui cillum. Velit esse deserunt dolor est ad sunt minim irure Lorem enim. Eiusmod laboris adipisicing laboris reprehenderit sit occaecat exercitation dolor adipisicing sit minim nisi. Laboris laboris commodo velit incididunt aute excepteur sunt culpa dolor id. Duis duis ea occaecat nisi excepteur est consectetur duis proident quis proident do ea.

Official source

https://mediaspace.epfl.ch/media/0_zrzkxf0c

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Information engineering

Control theory and engineering: Control theory

Related lectures (34)