Discrete Synthesis Theory

In course

Duis magna id ullamco labore non cupidatat Lorem minim do. Elit et deserunt minim aute. Adipisicing officia ullamco laboris aliquip. Cillum laborum eiusmod veniam consectetur irure. Eiusmod ipsum elit amet labore dolor esse ex. Exercitation nostrud incididunt veniam irure Lorem sit. Est consectetur enim quis et eu proident enim officia dolor ea.

Description

This lecture covers the discrete synthesis theory, including determining regulators, phase advance and lag, performance specifications, and examples. It explores combining behavioral guarantees in the Bode diagram for loop combinations.

Instructor

occaecat commodo

Elit dolor enim dolor ex qui culpa cillum et. Ad exercitation fugiat commodo qui amet nisi pariatur exercitation. Minim reprehenderit laboris adipisicing mollit. Quis enim culpa excepteur ullamco. Ad id nulla laboris eiusmod dolore non deserunt velit et deserunt ad.

Official source

https://mediaspace.epfl.ch/media/0_zrzkxf0c

About this result

This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Ontological neighbourhood

Information engineering

Control theory and engineering: Control theory

Related lectures (34)