Publication

Mobility Extraction Assessment in GAA Si NW JL FETs with Cross-Section Down to 5 nm

Abstract

In this paper, we report for the first time, assessment on mobility extraction in equilateral triangular gate-all-around Si nanowire junctionless (JL) nMOSFETs with cross-section down to 5 nm. This analysis was performed in accumulation regime, as a first step, addressing bias-dependency of various key MOSFET parameters (e. g. series resistance, channel width and gate-channel capacitance), non-uniform electron density due to corners and quantization. A significant bias-dependent series resistance variation in JL MOSFETs is reported above flat-band, leading to a significant mobility extraction accuracy drop of similar to 50%. All quasistationary device simulations were done on 100 nm long channel devices with 5-20 nm NW width, 2 nm SiO2 gate oxide thickness and 1x10(19) cm(-3) n-type channel doping using a constant mobility model (100 cm(2)/V.s).

About this result
This page is automatically generated and may contain information that is not correct, complete, up-to-date, or relevant to your search query. The same applies to every other page on this website. Please make sure to verify the information with EPFL's official sources.

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.