Using EMACS to edit VHDL

Related lectures (32)

Page 1 of 4

Explores VHDL for simulation, debugging, time modeling, event-based simulation, and testbench creation in digital system design.

Covers the process of generating a Clock Generator (PLL) IP in Vivado using the Clocking Wizard tool.

Covers error management, exceptions, and debugging techniques in C++, emphasizing the importance of making code more robust and easier to debug.

Covers in-system debug, marking nets, generating debug IP, and reading from a custom AXI IP.

Covers error handling in C++, including syntax, implementation, algorithm, and design errors, as well as the use of debuggers and exceptions.

Covers types of errors in programming and emphasizes the importance of debugging and optimization techniques.

Covers modeling sequential logic circuits in VHDL, including processes, control instructions, flip-flops, counters, and registers.

Covers the concepts of debugging and monitoring in software construction, including Git commands.

Covers VHDL basic concepts, program structure, objects, types, operators, literals, and arrays.

Introduces debugging basics and exercises to identify and fix common programming errors.