Publication

Low voltage Ferroelectric FET with sub-100nm copolymer P(VDF-TrFE) gate dielectric for non-volatile 1T memory

Related publications (48)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Low voltage Ferroelectric FET with sub-100nm copolymer P(VDF-TrFE) gate dielectric for non-volatile 1T memory

Graph Chatbot

Chat with Graph Search

Ferroelectric polymer gates for non-volatile field effect control of ferromagnetism in (Ga, Mn)As layers

The Hysteretic Ferroelectric Tunnel FET

The Curie temperature as a key design parameter of ferroelectric Field Effect Transistors

Embedded non–volatile memory study with surface potential based model

Retention in nonvolatile silicon transistors with an organic ferroelectric gate

Compact Signatures for High-speed Interest Point Description and Matching

1T Memory Cell Based on PVDF-TrFE Field Effect Transistor

DRAM Based on Hysteresis in Impact Ionization Single-Transistor-Latch

Abrupt current switching due to impact ionization effects in Ω-MOSFET on low doped bulk silicon

KFM detection of quantified charges injected into a thin SiO2 layer containing Si nps embedded by ultra low energy ion implantation using stencil lithography