Publication

High-k dielectric FinFETs towards Sensing Integrated Circuits

Related publications (55)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

High-k dielectric FinFETs towards Sensing Integrated Circuits

Graph Chatbot

Chat with Graph Search

Multiple-Independent-Gate Field-Effect Transistors for High Computational Density and Low Power Consumption

Charge-Based Modeling of Double-Gate and Nanowire Junctionless FETs Including Interface-Trapped Charges

Design and fabrication of high-k filled sub-100 nm gap resonators with embedded dielectric field effect transistor for ultra high frequency applications

Tunnel Field Effect Transistors

Sensing with Advanced Computing Technology: Fin Field-Effect Transistors with High-k Gate Stack on Bulk Silicon

The top-down fabrication of a 3D-integrated, fully CMOS-compatible FET biosensor based on vertically stacked SiNWs and FinFETs

Technological development of high-k dielectric FinFETs for liquid environment

A Schottky-Barrier Silicon FinFET with 6.0 mV/dec Subthreshold Slope over 5 Decades of Current

Single-layer MoS₂

Design Methodologies and CAD for Emerging Nanotechnologies