Publication

Compact Modeling of Homojunction Tunnel FETs

Related publications (82)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Compact Modeling of Homojunction Tunnel FETs

Graph Chatbot

Chat with Graph Search

Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures

Negative Capacitance Double-Gate Junctionless FETs: A Charge-Based Modeling Investigation of Swing, Overdrive and Short Channel Effect

Polarity-Controllable Devices and Circuits for Doping-Free 2D Electronics

Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors

Fabrication and Characterisation of Epitaxial PMN-PT Nano-structures

Near Hysteresis-Free Negative Capacitance InGaAs Tunnel FETs with Enhanced Digital and Analog Figures of Merit below VDD=400mV

A 0.5 V 2.5 mu W/MHz Microcontroller with Analog-Assisted Adaptive Body Bias PVT Compensation with 3.13 nW/kB SRAM Retention in 55 nm Deeply-Depleted Channel CMOS

Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures

Fast-switching Tri-Anode Schottky Barrier Diodes for monolithically integrated GaN-on-Si power circuits

Monolithic Integration of GaN-Based NMOS Digital Logic Gate Circuits with E-Mode Power GaN MOSHEMTs

Negative Capacitance Double-Gate Junctionless FETs: A Charge-Based Modeling Investigation of Swing, Overdrive and Short Channel Effect

Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures

A 0.5 V 2.5 mu W/MHz Microcontroller with Analog-Assisted Adaptive Body Bias PVT Compensation with 3.13 nW/kB SRAM Retention in 55 nm Deeply-Depleted Channel CMOS

Fabrication and Characterisation of Epitaxial PMN-PT Nano-structures

Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures

Monolithic Integration of GaN-Based NMOS Digital Logic Gate Circuits with E-Mode Power GaN MOSHEMTs

Polarity-Controllable Devices and Circuits for Doping-Free 2D Electronics

Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors

Fast-switching Tri-Anode Schottky Barrier Diodes for monolithically integrated GaN-on-Si power circuits

Near Hysteresis-Free Negative Capacitance InGaAs Tunnel FETs with Enhanced Digital and Analog Figures of Merit below VDD=400mV