Publication

Compact Modeling of Homojunction Tunnel FETs

Publications associées (82)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Compact Modeling of Homojunction Tunnel FETs

Graph Chatbot

Chattez avec Graph Search

Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures

Negative Capacitance Double-Gate Junctionless FETs: A Charge-Based Modeling Investigation of Swing, Overdrive and Short Channel Effect

Polarity-Controllable Devices and Circuits for Doping-Free 2D Electronics

Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors

Fabrication and Characterisation of Epitaxial PMN-PT Nano-structures

Near Hysteresis-Free Negative Capacitance InGaAs Tunnel FETs with Enhanced Digital and Analog Figures of Merit below VDD=400mV

A 0.5 V 2.5 mu W/MHz Microcontroller with Analog-Assisted Adaptive Body Bias PVT Compensation with 3.13 nW/kB SRAM Retention in 55 nm Deeply-Depleted Channel CMOS

Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures

Fast-switching Tri-Anode Schottky Barrier Diodes for monolithically integrated GaN-on-Si power circuits

Monolithic Integration of GaN-Based NMOS Digital Logic Gate Circuits with E-Mode Power GaN MOSHEMTs

Polarity-Controllable Devices and Circuits for Doping-Free 2D Electronics

Monolithic Integration of GaN-Based NMOS Digital Logic Gate Circuits with E-Mode Power GaN MOSHEMTs

Fast-switching Tri-Anode Schottky Barrier Diodes for monolithically integrated GaN-on-Si power circuits

Fabrication and Characterisation of Epitaxial PMN-PT Nano-structures

Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors

A 0.5 V 2.5 mu W/MHz Microcontroller with Analog-Assisted Adaptive Body Bias PVT Compensation with 3.13 nW/kB SRAM Retention in 55 nm Deeply-Depleted Channel CMOS

Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures

Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures

Negative Capacitance Double-Gate Junctionless FETs: A Charge-Based Modeling Investigation of Swing, Overdrive and Short Channel Effect

Near Hysteresis-Free Negative Capacitance InGaAs Tunnel FETs with Enhanced Digital and Analog Figures of Merit below VDD=400mV