Publication

Heterogeneous Integration of ReRAM Crossbars in 180nm CMOS BEoL Process

Related publications (35)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Heterogeneous Integration of ReRAM Crossbars in 180nm CMOS BEoL Process

Graph Chatbot

Chat with Graph Search

Fabrication, Characterization and Integration of Resistive Random Access Memories

Wafer-scale reliable switching memory based on 2-dimensional layered organic-inorganic halide perovskite

Circuit Design, Architecture and CAD for RRAM-based FPGAs

Endurance Management for Resistive Logic-In-Memory Computing Architectures

Thermal aware design and comparative analysis of a high performance 64-bit adder in FD-SOI and bulk CMOS technologies

Physical Design Considerations of One-level RRAM-based Routing Multiplexers

Co-design of ReRAM Passive Crossbar Arrays Integrated in 180nm CMOS Technology

Chip-Level CMOS Co-Integration of ReRAM-Based Non-Volatile Memories

A low-voltage CMOS-compatible time-domain photodetector, device & front end electronics

A Study on Buffer Distribution for RRAM-based FPGA Routing Structures