Piezoresistivity characterization of silicon nanowires through monolithic MEMS
Graph Chatbot
Chat with Graph Search
Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.
DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.
For the past couple of decades the desire to add more complexity to a computer chip, while simultaneously reducing the cost per bit, has been accommodated by down-scaling. This approach has been extremely successful in the past, but like all good things it ...
This thesis presents the fabrication and characterization of organic thin film transistors (TFTs) on flexible polymer substrates and the development of compliant stencil lithography to significantly improve the patterning resolution on full-wafer scale. Po ...
Stencil lithography is an innovative method for patterning that has a great flexibility from many points of view. It is based on shadow mask evaporation using thin silicon nitride membranes that allow the patterning of sub-100 nm features up to 100 μm in a ...
Cantilever-based detection of ultrasmall forces is of great interest for several applications such as magnetic resonance force miscroscopy (MRFM) where an ultrahigh sensitive cantilever is used to detect magnetic resonance in small ensembles of electron or ...
In this paper the effect of varying temperature, pressure and chemical precursors on the vapour-liquid-solid (VLS) growth of silicon nanowires (Si NWs) have been investigated. Some aspects of nucleation and growth mechanisms are discussed. Control on Si NW ...
Si nanowire (NW) stacks are fabricated by utilizing the scalloping effect of inductively coupled plasma deep reactive ion etching. When two etch windows are brought close enough, scallops from both sides will ideally meet along the dividing centerline of t ...
Institute of Electrical and Electronics Engineers2009
The coupling of stimuli-responsive macromolecules to nanostructured surfaces opens the perspective for the fabrication and integration of "smart" micro- and nano-electro-mechanical systems (MEMS&NEMS) in which the smallest motile unit is the polymeric chai ...
Scaling of semiconductor devices has pushed CMOS devices close to fundamental limits. The remarkable success story of Moore's law during the last 40 years, predicting the evolution of electronic device performances related to miniaturization, has always be ...
Conformal epitaxy is an epitaxial growth technique capable of yielding low dislocation density III-V films on Silicon. In this technique, the growth of the m-V material occurs parallel to the silicon substrate, from the edge of a previously deposited III-V ...
The aim of this paper is to present a novel approach to pattern silicon nanowires for advanced electronics applications. A simple non-lithographic process was successfully developed to define sub-40nm diameter silicon wires and to connect them to test pads ...