Publication

Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors

Related publications (119)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors

Graph Chatbot

Chat with Graph Search

Metal-Ferroelectric-Metal-Oxide-Semiconductor Field Effect Transistor with Sub-60mV/decade Subthreshold Swing and Internal Voltage Amplification

The high-mobility bended n-channel silicon nanowire transistor

Ferroelectric transistors with improved characteristics at high temperature

Non-hysteretic ferroelectric tunnel FET with improved conductance at Curie temperature

Non-hysteretic ferroelectric tunnel FET with improved conductance at Curie temperature

Characterization & Modeling of Gate-Induced-Drain-Leakage with complete overlap and fringing model

Small signal analysis of electrically-stressed oxides with Poisson-Schroedinger based multiphonon capture model

Lukasiewicz fuzzy logic networks and their ultra low power hardware implementation

An influence of current-leakage in analog memory on training Kohonen neural network implemented on silicon

Highly Reliable Carbon Nanotube Transistors with Patterned Gates and Molecular Gate Dielectric

The high-mobility bended n-channel silicon nanowire transistor

Metal-Ferroelectric-Metal-Oxide-Semiconductor Field Effect Transistor with Sub-60mV/decade Subthreshold Swing and Internal Voltage Amplification

Non-hysteretic ferroelectric tunnel FET with improved conductance at Curie temperature

Characterization & Modeling of Gate-Induced-Drain-Leakage with complete overlap and fringing model

Highly Reliable Carbon Nanotube Transistors with Patterned Gates and Molecular Gate Dielectric

An influence of current-leakage in analog memory on training Kohonen neural network implemented on silicon

Lukasiewicz fuzzy logic networks and their ultra low power hardware implementation

Small signal analysis of electrically-stressed oxides with Poisson-Schroedinger based multiphonon capture model

Non-hysteretic ferroelectric tunnel FET with improved conductance at Curie temperature

Ferroelectric transistors with improved characteristics at high temperature