Publication

A Noise Reconfigurable All-Digital Phase-Locked Loop Using a Switched Capacitor-Based Frequency-Locked Loop and a Noise Detector

Related publications (125)

About
Privacy
Disclaimer

Graph Chatbot

Chat with Graph Search

Ask any question about EPFL courses, lectures, exercises, research, news, etc. or try the example questions below.

DISCLAIMER: The Graph Chatbot is not programmed to provide explicit or categorical answers to your questions. Rather, it transforms your questions into API requests that are distributed across the various IT services officially administered by EPFL. Its purpose is solely to collect and recommend relevant references to content that you can explore to help you answer your questions.

A Noise Reconfigurable All-Digital Phase-Locked Loop Using a Switched Capacitor-Based Frequency-Locked Loop and a Noise Detector

Graph Chatbot

Chat with Graph Search

500 MHz high resolution proximity sensors with fully integrated digital counter

A Cryo-CMOS Oscillator With an Automatic Common-Mode Resonance Calibration for Quantum Computing Applications

A Cryo-CMOS Wideband Quadrature Receiver With Frequency Synthesizer for Scalable Multiplexed Readout of Silicon Spin Qubits

Low-Power and Wide-Tuning Range Frequency Generation for FMCW Radars in Advanced CMOS Technologies

Transverse Noise, Decoherence, and Landau Damping in High-Energy Hadron Colliders

Sensitivity, Noise and Resolution in a B -Modified Foundry-Made ISFET with Miniaturized Reference Electrode for Wearable Point-of-Care Applications

Low Noise Clock Generation: Modeling, Analysis and Implementation

Reference Oversampling PLL Achieving −256-dB FoM and −78-dBc Reference Spur

A Distributed Luenberger Observer for Linear State Feedback Systems With Quantized and Rate-Limited Communications

Development of Lamb wave resonators in thin film X-cut lithium niobate