Publication

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Publications associées (168)

À propos
Confidentialité
Mentions légales

Graph Chatbot

Chattez avec Graph Search

Posez n’importe quelle question sur les cours, conférences, exercices, recherches, actualités, etc. de l’EPFL ou essayez les exemples de questions ci-dessous.

AVERTISSEMENT : Le chatbot Graph n'est pas programmé pour fournir des réponses explicites ou catégoriques à vos questions. Il transforme plutôt vos questions en demandes API qui sont distribuées aux différents services informatiques officiellement administrés par l'EPFL. Son but est uniquement de collecter et de recommander des références pertinentes à des contenus que vous pouvez explorer pour vous aider à répondre à vos questions.

Connectez-vous pour utiliser Chat avec Graph Search

Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement

Graph Chatbot

Chattez avec Graph Search

A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications

Chip-Level CMOS Co-Integration of ReRAM-Based Non-Volatile Memories

Vertical versus lateral tunneling FET non-volatile memory cell

Co-design of ReRAM Passive Crossbar Arrays Integrated in 180nm CMOS Technology

Key/Value-enabled Flash Memory for Complex Scientific Workflows with On-line Analysis and Visualization

10.1 A pin-efficient 20.83Gb/s/wire 0.94pJ/bit forwarded clock CNRZ-5-coded SerDes up to 12mm for MCM packages in 28nm CMOS

An MIG-based Compiler for Programmable Logic-in-Memory Architectures

Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communications

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications

Vertical versus lateral tunneling FET non-volatile memory cell

An MIG-based Compiler for Programmable Logic-in-Memory Architectures

Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communications

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Statistical Fault Injection for Impact-Evaluation of Timing Errors on Application Performance

Chip-Level CMOS Co-Integration of ReRAM-Based Non-Volatile Memories

Co-design of ReRAM Passive Crossbar Arrays Integrated in 180nm CMOS Technology

Key/Value-enabled Flash Memory for Complex Scientific Workflows with On-line Analysis and Visualization

10.1 A pin-efficient 20.83Gb/s/wire 0.94pJ/bit forwarded clock CNRZ-5-coded SerDes up to 12mm for MCM packages in 28nm CMOS